


Group Member

Group name : ไมโครฮาร์ดแวร์

Name	Student Number
นายธนภุต บรรลุประสงค์	6731321421
นายปณัฏฐ์ หล่อชัยवालกุล	6731331721
นายวงศ์นัทร เกิดวิชัย	6731346121
นายศิวาพัชร ลิขิตธนพงศ์	6731354121

Overall Design Block Diagram

Block Diagram:



Original picture :

<https://drive.google.com/file/d/1N1F1RvsEUcBtE0W0M58z3MniMEtaaghy/view?usp=sharing>

Design Decision.

In this section, explain the reasoning behind your design choices. Consider the following aspects when justifying your implementation:

1. Module Architecture

- Why did you structure your design this way?
 - This structure is based on the principle of modularity. Assigning a specific task to each module not only improves readability but also makes it much easier to isolate and debug individual components during testing.
- What are the advantages of using this approach? (e.g., modularity, efficiency, ease of debugging)
 - It's easy to debug and implement because we divided the code into the sub-module.

2. Communication Protocols

- Why did you choose this specific protocol (e.g., SPI, I2C, UART, AXI) for communication?
 - We use SCCB or I2C for controlling interfaces because it's suited for OV7670. We also use Parallel Video Bus for receiving the data from the camera to the FPGA.
- How does this protocol suit your design requirements?
 - This protocol is suitable because it is the specific standard required to configure the OV7670 camera's settings, including resolution and color format."

3. Clock and Data Transfer Rate

- Why did you select this specific clock frequency?
 - The **25 MHz** was selected because it is the standard pixel clock required for a 640x480 VGA display at 60Hz. The **24 MHz** was generated specifically to provide the required system clock (XCLK) for the OV7670 camera.
- How does the data rate impact system performance?
 - Increasing the data rate enables higher resolutions, but it impacts system performance because a larger resolution demands more memory (BRAM) capacity.

- Did you consider constraints such as FPGA timing, external device compatibility, or noise margins?
 - Yes, we considered these constraints. For **timing**, we managed the clock frequencies to match the specific requirements of the plugged-in devices (e.g., the OV7670 camera and VGA display). For **compatibility**, we selected the appropriate protocol (SCCB) for hardware configuration. Finally, regarding **noise margins**, operating at a relatively low clock speed reduces the chance of data reception errors, making the system less sensitive to noise.

4. Resource Utilization

- How does your design balance resource usage (LUTs, FFs, BRAMs) and performance?
 - To maximize the limited BRAM, we use a single memory buffer where new data continuously overwrites the old addresses. This approach ensures the most efficient use of the available space possible.
- Why did you optimize certain parts of the design?
 - We specifically optimized this part because unoptimized image data would easily exceed the board's memory limits, making it impossible to display the image properly.

Implementation Detail

Module : top_module.v

Module code :

```
`timescale 1ns / 1ps

module top_module(
    input clk_100mhz,
    input reset,
    input [1:0] sw,    // ใช้ Switch (00: Normal, 01: Filter)
    output ov7670_xclk,
    input ov7670_pclk,
    input ov7670_vsync,
    input ov7670_href,
    input [7:0] ov7670_data,
    output ov7670_sioc,
    inout ov7670_siod,
    output ov7670_pwdn,
    output ov7670_rst,
    // VGA Pins
    output [3:0] vga_r, vga_g, vga_b,
    output vga_hsync, vga_vsync
);

    // --- State Definition ---
    parameter S_NORMAL = 2'b00;
    parameter S_GREY = 2'b01;
    parameter S_INVERSION = 2'b10;
    parameter S_CISOLATION = 2'b11;

    reg [1:0] current_state = S_NORMAL;

    // --- Signals ---
    wire clk_25m, clk_24m;
    wire [16:0] frame_addr;
    wire [11:0] pixel_12bit;
    wire [16:0] capture_addr; // [FIXED] ขนาดต้องเป็น 17-bit ให้ตรงกับ capture module
    wire [11:0] capture_data;
    wire capture_we;

    // สัญญาณสีที่จะส่งออก VGA จริงๆ
```

```

reg [3:0] r_out, g_out, b_out;

// --- Module Instantiations ---
clk_wiz_0 clock_gen (.clk_in1(clk_100mhz), .clk_out1(clk_25m), .clk_out2(clk_24m));
assign ov7670_xclk = clk_24m;
assign ov7670_pwdn = 1'b0;
assign ov7670_rst = 1'b1;

sccb_config config_inst (.clk(clk_25m), .sioc(ov7670_sioc), .siod(ov7670_siod));

camera_capture_640x320 capture_inst (
    .pclk(ov7670_pclk), .vsync(ov7670_vsync), .href(ov7670_href),
    .d_in(ov7670_data), .addr_out(capture_addr), .data_out(capture_data), .write_en(capture_we)
);

frame_buffer_640x320 ram_inst (
    .clk_w(ov7670_pclk), .we(capture_we), .addr_w(capture_addr), .din(capture_data),
    .clk_r(clk_25m), .addr_r(frame_addr), .dout(pixel_12bit) // [FIXED] แต่จาก pixel_8bit เป็น pixel_12bit
);

wire [3:0] raw_r, raw_g, raw_b;
wire video_active;
vga_640x320_display vga_inst (
    .clk_25m(clk_25m), .pixel_in(pixel_12bit),
    .hsync(vga_hsync), .vsync(vga_vsync),
    .vga_r(raw_r), .vga_g(raw_g), .vga_b(raw_b),
    .frame_addr(frame_addr),
    .active(video_active)
);

// --- State Machine Logic ---
always @(posedge clk_25m) begin
    if (reset) begin
        current_state <= S_NORMAL;
    end else begin
        case (sw)
            2'b00: current_state <= S_NORMAL;
            2'b01: current_state <= S_GREY;
            2'b10: current_state <= S_INVERSION;
        endcase
    end
end

```

```

        2'b11: current_state <= S_CISOLATION; // [FIXED] and type can't be <=
        default: current_state <= S_NORMAL;
    endcase
end
end

// --- Grayscale Math (Shift-and-Add) ---
// Zero-extend to 8 bits to preserve precision during division/shifting
wire [7:0] R_ext = {raw_r, 4'b0000};
wire [7:0] G_ext = {raw_g, 4'b0000};
wire [7:0] B_ext = {raw_b, 4'b0000};

// Divide by powers of 2 using right shifts to approximate luminance
wire [7:0] Y_calc = (R_ext >> 2) + (R_ext >> 4) +
    (G_ext >> 1) + (G_ext >> 4) +
    (B_ext >> 3);

wire [3:0] gray_val = Y_calc[7:4];

always @(*) begin
    case (current_state)
        S_NORMAL: begin
            r_out = raw_r;
            g_out = raw_g;
            b_out = raw_b;
        end
        S_GREY: begin
            r_out = gray_val;
            g_out = gray_val;
            b_out = gray_val;
        end
        S_INVERSION: begin
            r_out = ~raw_r;
            g_out = ~raw_g;
            b_out = ~raw_b;
        end
        S_CISOLATION: begin
            // Isolate Red, force Green and Blue to 0
            r_out = raw_r;
            g_out = 4'h0;
        end
    endcase
end

```

```

        b_out = 4'h0;
    end
    default: begin
        r_out = raw_r;
        g_out = raw_g;
        b_out = raw_b;
    end
endcase
end
assign vga_r = video_active ? r_out : 4'h0;
assign vga_g = video_active ? g_out : 4'h0;
assign vga_b = video_active ? b_out : 4'h0;

endmodule

```

Module Description :

Topmodule initializes all sub modules and manages the display whether it is on or off and the three filters which are grey scale filter , inversion filter and red isolation channel.

AI disclosure:

We have used AI to implement the base module from the block diagram to make a finite state machine that manages the display. Later we add the filters by letting AI search how to make those filters.

Module : camera_capture_640x320.v

Module code :

```

module camera_capture_640x320(
    input pclk, vsync, href,
    input [7:0] d_in,

    // [แก้โดยตรงนี้] เดิม = 0 ให้กับ output reg ทุกตัว
    output reg [16:0] addr_out = 0,
    output reg [11:0] data_out = 0,
    output reg write_en = 0
);

reg [7:0] b1 = 0;      // เดิม = 0
reg byte_sel = 0;

```



```

reg [9:0] line_cnt = 0;
reg [9:0] pxl_cnt = 0;
reg old_href = 0;

always @(posedge pclk) begin
    old_href <= href;

    if (vsync) begin
        addr_out <= 0;
        line_cnt <= 0;
        pxl_cnt <= 0;
        byte_sel <= 0;
        write_en <= 0;
    end else if (href) begin
        if (byte_sel == 0) begin
            b1 <= d_in;
            byte_sel <= 1;
            write_en <= 0;
        end else begin
            // Downsample: เก็บเฉพาะบรรทัดคู่และพิกเซลคู่ (ย่อ 640x480 -> 320x240)
            if (line_cnt[0] == 0 && pxl_cnt[0] == 0 && addr_out < 76800) begin
                data_out <= {b1[7:4], b1[2:0], d_in[7], d_in[4:1]};
                write_en <= 1;
                addr_out <= addr_out + 1;
            end else begin
                write_en <= 0;
            end
            pxl_cnt <= pxl_cnt + 1;
            byte_sel <= 0;
        end
    end else begin
        write_en <= 0;
        pxl_cnt <= 0;
        byte_sel <= 0;

        if (old_href == 1 && href == 0) begin
            line_cnt <= line_cnt + 1;
        end
    end
end

```

```
endmodule
```

Module Description : Manage the data that input from the OV7670 by receiving 1 byte per clock it will wait for 2 bytes before downsample from the b1 and d_in in RGB 565 change it to RGB 444 and send the address in the pixel and ensure it doesn't exceed the 320*240 pixels

AI disclosure: Use to implement the detail to receive the 8 bytes per second input and transform into RGB444 with constraints

Module : frame_buffer_640x320.v

Module code :

```
`timescale 1ns / 1ps

module frame_buffer_640x320 (
    input clk_w,
    input we,
    input [16:0] addr_w,
    input [11:0] din,
    input clk_r,
    input [16:0] addr_r,
    output reg [11:0] dout = 12'h000 // [แก้ตรงนี้] เดิม = 12'h000 เพื่อตั้งค่าเริ่มต้นให้ register
);

// 1. ประกาศหน่วยความจำ (204,800 ช่อง สำหรับ 640x320)
reg [11:0] mem [0:204799];

// -----
// 2. ล้างค่า X ให้เป็น 0 ในหน่วยความจำ
// -----
integer i;
initial begin
    for (i = 0; i < 204800; i = i + 1) begin
        mem[i] = 12'h000;
    end
end

// -----

// 3. ส่วนการเขียน (Write Port)
always @(posedge clk_w) begin
```

```

        if (we) begin
            mem[addr_w] <= din;
        end
    end

    // 4. ส่วนการอ่าน (Read Port)
    always @(posedge clk_r) begin
        dout <= mem[addr_r];
    end

endmodule

```

Module Description : This module acts as a video frame buffer to store image pixel data. It is implemented as a Simple Dual-Port Block RAM (BRAM) with a capacity of 76,800 words, corresponding to a 320x240 image resolution with a 12-bit color depth per pixel.

AI disclosure: Use to config the BRAM

Module : sccb_config.v

Module code :

```

module sccb_config(
    input clk,          // Master Clock (เช่น 25MHz)
    output sioc,         // SIO_C (Clock)
    inout siod           // SIO_D (Data)
);
    // -----
    // 1. Clock Divider: สร้าง Base Clock (~400 kHz)
    // สำหรับ 4-phase state machine เพื่อสร้าง SCCB Clock ที่ ~100 kHz
    // -----

    reg [7:0] clk_div = 0;
    reg i2c_clk = 0;
    always @(posedge clk) begin
        if (clk_div == 31) begin // 25MHz / (32 * 2) = ~390 kHz
            clk_div <= 0;
            i2c_clk <= ~i2c_clk;
        end else begin
            clk_div <= clk_div + 1;
        end
    end
end

```

```

// -----
// 2. Register ROM: ตารางเก็บค่าตั้งค่ากล้อง
// -----

reg [7:0] reg_idx = 0;
reg [15:0] reg_data; // [15:8] = Sub-address, [7:0] = Write Data
wire [7:0] TOTAL_REGS = 16; // [FIXED] เพิ่มกลุ่ม Register ตามคำแนะนำของผู้เชี่ยวชาญ (ตัดกลุ่มที่เคยทำกล้องค้างทิ้ง)

always @(*) begin
    case(reg_idx)
        // --- พื้นฐาน (ห้ามแก้) ---
        0: reg_data = 16'h1280; // COM7: RESET
        1: reg_data = 16'h1101; // CLKRC: Enable clock prescaler
        2: reg_data = 16'h6B4A; // DBLV: Stabilize PLL clock
        3: reg_data = 16'h1204; // COM7: RGB Mode
        4: reg_data = 16'h8C00; // RGB444: Disable
        5: reg_data = 16'h40D0; // COM15: RGB565 Full range
        6: reg_data = 16'h3A04; // TSLB
        7: reg_data = 16'hB084; // Magic Register
        // --- Fine Tuning เรื่องสี (ปลอดภัย) ---
        8: reg_data = 16'h3DC0; // COM13: เปิดใช้งาน Gamma และ Auto UV Saturation
        9: reg_data = 16'hC9F0; // SATCTR: แรงความสดของสี (Saturation) ขึ้นไปสูงสุด
        // --- [NEW] Group 1: AWB ---
        10: reg_data = 16'h6F9F; // AWBCTR0: บังคับเปิด Advanced AWB และเพิ่มเพดาน Color Gain เป็น 4x
        // --- [NEW] Group 2: Signal & Noise ---
        11: reg_data = 16'h0901; // COM2: ลด Drive Current เหลือ 1x เพื่อลดสัญญาณรบกวนข้ามหัว (Crosstalk)
        // --- [NEW] Group 5: AGC & Banding Filter (ป้องกันภาพกะพริบและ Noise) ---
        12: reg_data = 16'h1418; // COM9: จำกัดเพดาน AGC ไว้ที่ 4x ป้องกัน Noise ในที่มืด
        13: reg_data = 16'h13E5; // COM8: เปิด Fast AGC/AEC, AWB และ Banding Filter
        14: reg_data = 16'hA505; // BD50MAX: ตั้งค่า Banding Filter สำหรับความถี่ไฟ 50Hz
        15: reg_data = 16'hAB07; // BD60MAX: ตั้งค่า Banding Filter สำหรับความถี่ไฟ 60Hz
        default: reg_data = 16'hFFFF;
    endcase
end

// -----
// 3. SCCB State Machine (4-Phase ป้องกัน Race Condition)
// -----

reg [3:0] state = 0;
reg [5:0] bit_cnt = 0;

```

```

reg [23:0] shift_reg = 0; // เก็บ {ID Address, Sub-address, Write Data}
reg sioc_reg = 1;
reg siod_reg = 1;
reg siod_out_en = 1; // 1 = FPGA ขับสัญญาณ, 0 = High-Z (ช่วง Don't-Care bit)
reg [9:0] delay_cnt = 0; // 10-bit สำหรับนับ 400

wire [7:0] ID_ADDR = 8'h42; // ID Address ของกล้อง (บิตที่ 0 เป็น 0 = Write)

assign sioc = sioc_reg;
// ป้องกันการชนกันของสัญญาณ (Bus Contention) ด้วย Open-Drain
assign siod = (siod_out_en && siod_reg == 1'b0) ? 1'b0 : 1'bz;

always @(posedge i2c_clk) begin
    case (state)
        0: begin // IDLE: เตรียมข้อมูล
            if (reg_idx < TOTAL_REGS) begin
                // รอ 1ms หลังจากส่ง Reset กล้อง (ค่าสิ่งที่ 0)
                // i2c_clk ~400kHz (2.5us), ดังนั้น 1ms = 400 cycles
                if (reg_idx == 1 && delay_cnt < 400) begin
                    delay_cnt <= delay_cnt + 1;
                end else begin
                    shift_reg <= {ID_ADDR, reg_data[15:8], reg_data[7:0]};
                    siod_out_en <= 1;
                    sioc_reg <= 1;
                    siod_reg <= 1;
                    state <= 1;
                end
            end
        end
        1: begin // START Condition (SIO_D ลง 0 ขณะที่ SIO_C เป็น 1)
            siod_reg <= 0;
            bit_cnt <= 23;
            state <= 2;
        end

        // --- 4-Phase Send Bit ---
        2: begin // Phase 0: ดึง Clock ลง LOW
            sioc_reg <= 0;
            state <= 3;

```

```

end

3: begin // Phase 1: เปลี่ยนข้อมูล (ขณะ Clock เป็น LOW ปลอดภัย)
    siod_reg <= shift_reg[bit_cnt];
    state <= 4;
end

4: begin // Phase 2: ดึง Clock ขึ้น HIGH
    sioc_reg <= 1;
    state <= 5;
end

5: begin // Phase 3: ค้าง Clock เป็น HIGH ให้ Slave อ่าน
    if (bit_cnt == 16 || bit_cnt == 8 || bit_cnt == 0) begin
        state <= 6; // ส่งครบ 8 บิต ไป Don't Care
    end else begin
        bit_cnt <= bit_cnt - 1;
        state <= 2; // ส่งบิตต่อไป
    end
end

end

// --- 4-Phase Don't Care Bit ---
6: begin // Phase 0: ดึง Clock ลง LOW
    sioc_reg <= 0;
    state <= 7;
end

7: begin // Phase 1: ปลอยสายเป็น High-Z ให้ Slave ตอบ ACK
    siod_out_en <= 0;
    state <= 8;
end

8: begin // Phase 2: ดึง Clock ขึ้น HIGH
    sioc_reg <= 1;
    state <= 9;
end

9: begin // Phase 3: ค้าง Clock เป็น HIGH
    if (bit_cnt == 0) begin
        state <= 10; // จบ Phase 3 แล้ว เตรียม STOP
    end
end

```

```

end else begin
    bit_cnt <= bit_cnt - 1;
    state <= 13; // กลับไปส่งข้อมูลต่อ
end
end

13: begin // ตั้ง Clock ลง LOW ก่อน
    sioc_reg <= 0;
    state <= 14;
end

14: begin // Master กลับมาจับสาย SIO_D
    siod_out_en <= 1;
    state <= 3; // ไปเปลี่ยนข้อมูลเป็นบิตถัดไป (ข้าม state 2)
end

// --- STOP Condition ---
10: begin // เตรียม STOP: ตั้ง Clock ลง LOW
    sioc_reg <= 0;
    state <= 11;
end

11: begin // Master จับ Data ให้เป็น 0 ขณะ Clock เป็น LOW
    siod_out_en <= 1;
    siod_reg <= 0;
    state <= 12;
end

12: begin // ตั้ง Clock ขึ้น HIGH
    sioc_reg <= 1;
    state <= 15;
end

15: begin // ตั้ง Data ขึ้น HIGH ขณะ Clock เป็น HIGH -> STOP
    siod_reg <= 1;
    reg_idx <= reg_idx + 1; // เลื่อนไปรีจิสเตอร์ถัดไป
    state <= 0;
end

default: state <= 0;

```

```

    endcase
  end
endmodule

```

Module Description : This module initializes the OV7670 camera by writing predefined configuration values to its internal registers. It implements an SCCB (I2C-like) master controller using a 4-phase state machine to ensure stable data transmission without bus contention.

AI disclosure: Use AI to find the OV7670 register to configure and use it to write all of the options so that the camera could work and display correctly.

Module : vga_640x320_display.v

Module code :

```

module vga_640x320_display(
    input clk_25m,
    input [11:0] pixel_in,
    output hsync, vsync,
    output [3:0] vga_r, vga_g, vga_b,
    output [16:0] frame_addr,
    output active
);
    reg [9:0] h_cnt = 0, v_cnt = 0;

    always @(posedge clk_25m) begin
        if (h_cnt == 799) begin
            h_cnt <= 0;
            v_cnt <= (v_cnt == 524) ? 0 : v_cnt + 1;
        end else h_cnt <= h_cnt + 1;
    end

    assign hsync = (h_cnt >= 656 && h_cnt < 752) ? 0 : 1;
    assign vsync = (v_cnt >= 490 && v_cnt < 492) ? 0 : 1;

    wire display_area = (h_cnt < 640 && v_cnt < 480);
    wire [9:0] next_h_cnt = (h_cnt == 799) ? 0 : h_cnt + 1;
    wire [9:0] next_v_cnt = (h_cnt == 799) ? ((v_cnt == 524) ? 0 : v_cnt + 1) : v_cnt;
    wire next_display_area = (next_h_cnt < 640 && next_v_cnt < 480);

    // [FIXED] ใช้เทคนิคการอ่านล่วงหน้า (Read-Ahead) 1 Clock Cycle

```



```

// เพื่อเช็คความหน่วงของ Block RAM (ใช้ next_h_cnt, next_v_cnt)
// [FIXED] เพิ่มการตัดขอบดำ (Crop) เป็น 16 พิกเซล
// มีภาพจริง 304 พิกเซลใน RAM (ข้าม 16 พิกเซลแรก)
// สมการยืดภาพ 304 -> 640: (next_h_cnt * 304) / 640 = next_h_cnt * 0.475
// ประมาณค่าคณิตศาสตร์: (next_h_cnt * 486) / 1024
wire [19:0] scaled_x = (next_h_cnt * 486) >> 10;
wire [9:0] img_x = scaled_x + 16; // เริ่มอ่านที่ Index 16
wire [9:0] img_y = next_v_cnt >> 1;

// คำนวณ Address ส่วนหน้า 1 Clock
assign frame_addr = next_display_area ? (img_y * 320 + img_x) : 0;

// สัญญาณ active และสื่อกไปตรงๆ ไม่ต้อง delay เพราะเราดึงข้อมูลมารอแล้ว
assign active = display_area;
assign vga_r = display_area ? pixel_in[11:8] : 4'h0;
assign vga_g = display_area ? pixel_in[7:4] : 4'h0;
assign vga_b = display_area ? pixel_in[3:0] : 4'h0;
endmodule

```

Module Description : The `vga_640x320_display` module acts as a VGA Display Controller. It generates standard 640x480 @ 60Hz VGA timing signals (HSYNC, VSYNC). Furthermore, it handles image scaling by mapping a 320x240 image stored in the Frame Buffer to fit the 640x480 display area. It calculates the correct memory address for each pixel, synchronizes the memory read latency, and outputs the 12-bit RGB video signals.

AI disclosure: Use this to generate this code base on the block diagram to make it can display on 640 * 320 with the correct data later fixed so that it can be upscaled.

Testbench : Tb_top_system.v

Testbench code :

```
`timescale 1ns / 1ps
//=====
// Testbench: tb_top_system (Final Optimized Version)
// Purpose: ตรวจสอบระบบรวม พร้อมแก้ปัญหาค่า Unknown (X) และหน่วงเวลาตรวจ Error
//=====

module tb_top_system;

    // =====
    // 1. ตัวแปรควบคุมระบบตรวจสอบ
    // =====

    integer error_count = 0;
    integer vga_frames_output = 0;
    reg simulation_ready = 0; // ตัวบ่งสถานะว่าข้อมูลใน RAM พร้อมให้ตรวจหรือยัง

    // =====
    // 2. สัญญาณเชื่อมต่อกับ top_module (Port Mapping)
    // =====

    reg clk_100mhz = 0;
    reg reset = 0;
    reg [1:0] sw = 0;

    // สัญญาณกล้อง
    reg ov7670_pclk = 0;
    reg ov7670_vsync = 0;
    reg ov7670_href = 0;
    reg [7:0] ov7670_data = 0;
    wire ov7670_sioc, ov7670_siod, ov7670_xclk, ov7670_pwn, ov7670_rst;

    // สัญญาณ VGA
    wire [3:0] vga_r, vga_g, vga_b;
    wire vga_hsync, vga_vsync;

    // สร้างจังหวะ Clock
    always #5 clk_100mhz = ~clk_100mhz; // 100MHz
    always #20.83 ov7670_pclk = ~ov7670_pclk; // ~24MHz

    // =====
```

```
// 3. เรียกใช้งาน Top Module (DUT)
// =====

top_module dut (
    .clk_100mhz (clk_100mhz),
    .reset      (reset),
    .sw         (sw),
    .ov7670_xclk (ov7670_xclk),
    .ov7670_pclk (ov7670_pclk),
    .ov7670_vsync (ov7670_vsync),
    .ov7670_href (ov7670_href),
    .ov7670_data (ov7670_data),
    .ov7670_sioc (ov7670_sioc),
    .ov7670_siod (ov7670_siod),
    .ov7670_pwn (ov7670_pwn),
    .ov7670_rst (ov7670_rst),
    .vga_r      (vga_r),
    .vga_g      (vga_g),
    .vga_b      (vga_b),
    .vga_hsync  (vga_hsync),
    .vga_vsync  (vga_vsync)
);

// =====

// 4. โมดูลจำลองกล้อง (Camera Spoofing) พร้อมแก้ปัญหาค่า X
// =====

reg [7:0] image_mem [0:614399];
integer pixel_idx = 0;
integer init_i;

initial begin
    // แก้ปัญหาเส้นสีแดง: ยัดค่าสีขาว (FF) ลงหน่วยความจำจำลองเพื่อไม่ให้เป็นค่า Unknown
    for (init_i = 0; init_i < 614400; init_i = init_i + 1) begin
        image_mem[init_i] = 8'hFF;
    end
end

task spoof_camera_frame;
    integer r, c;
    begin
        @(negedge ov7670_pclk) ov7670_vsync = 1;
    end
endtask
```

```

repeat(1000) @(posedge ov7670_pclk);
@(negedge ov7670_pclk) ov7670_vsync = 0;
repeat(1000) @(posedge ov7670_pclk);

for (r = 0; r < 480; r = r + 1) begin
    @(negedge ov7670_pclk) ov7670_href = 1;
    for (c = 0; c < 1280; c = c + 1) begin
        ov7670_data = image_mem[pixel_idx];
        pixel_idx = pixel_idx + 1;
        @(negedge ov7670_pclk);
    end
    ov7670_href = 0;
    repeat(200) @(posedge ov7670_pclk);
end
end
endtask

// =====
// 5. VGA Frame Counter & File I/O
// =====

integer file_out;
initial file_out = $fopen("output_frame.ppm", "w");

always @(negedge vga_vsync) begin
    if (!reset) vga_frames_output = vga_frames_output + 1;
end

// =====
// 6. Collision Checker (ตรวจ Error เฉพาะตอนข้อมูลนิ่ง)
// =====

always @(posedge clk_100mhz) begin
    // จะตรวจ Error ก็ต่อเมื่อ simulation_ready เป็น 1 เท่านั้น
    if (simulation_ready && dut.ram_inst.we == 1'b1) begin
        if (dut.ram_inst.addr_w == dut.ram_inst.addr_r) begin
            $display("[%0t ns] ERROR: Memory Collision at Addr %0d", $time, dut.ram_inst.addr_w);
            error_count = error_count + 1;
        end
    end
end
end

```

```
// =====
// 7. Test Sequence หลัก
// =====

initial begin
    $display("=====");
    $display(" System Testbench: Camera -> Filter -> BRAM -> VGA");
    $display("=====");

    $dumpfile("tb_top_system.vcd");
    $dumpvars(0, tb_top_system);

    // 1. เริ่มต้นระบบ
    reset = 1;
    sw = 2'b01; // โหมด Grayscale
    #100 reset = 0;
    $display("[%0t ns] System Reset Released", $time);

    // 2. เริ่มป้อนภาพจากกล้อง
    $display("[%0t ns] Start spoofing camera frame...", $time);

    // หน่วงเวลาการตรวจสอบ Error ไป 20ms เพื่อรอให้พิกเซลชุดแรกถูกเขียนลง RAM จนเต็ม
    // วิธีนี้จะช่วยให้ Waveform ช่วงหลัง Reset ไม่เป็นสีแดงและไม่นับ Error มั่วครับ
    fork
        spoof_camera_frame();
    begin
        #20_000_000;
        simulation_ready = 1;
        $display("[%0t ns] >>> TESTBENCH IS NOW MONITORING ERRORS", $time);
    end
    join

    // 3. รอให้หน้าจอวาดภาพเสร็จสมบูรณ์
    wait(vga_frames_output >= 1);
    #500_000;

    // 4. สรุปผลลัพธ์
    $display("\n-----");
    $display(" Simulation Summary");
    $display("-----");
    $display("Total Frames Rendered : %0d", vga_frames_output);

```

```

$display("Total Collision Errors: %0d", error_count);

if (error_count == 0 && vga_frames_output > 0)
    $display("RESULT: PASS ✓ (System generated output correctly!");
else
    $display("RESULT: FAIL ✗ (Check logs for more info)");
$display("=====\\n");

$fclose(file_out);
$finish;
end

endmodule

```

Testbench Description : This system-level testbench verifies the full pipeline from camera to VGA by instantiating the entire top_module. It spoofs the OV7670 by driving VSYNC, HREF, PCLK, and synthetic pixel data (pre-initialized to 0xFF to avoid 'X' propagation), with sw = 2'b01 to exercise the Grayscale filter path. A **collision checker** runs in parallel to detect any case where the BRAM write and read addresses collide while we is active, with monitoring delayed by 20 ms to skip the BRAM warm-up phase. The testbench also counts VGA frames via vsync falling edges and writes output to a PPM file. The waveform confirms stable VGA sync, valid RGB outputs, and zero collision errors — proving the Camera → BRAM → Filter → VGA chain operates without hazards.



Testbench : Tb_camera_capture_640x320.v

Testbench code :

```
`timescale 1ns / 1ps
//=====
// Testbench: tb_camera_capture_640x320
// Purpose : ตรวจสอบ OV7670 capture module
//      - byte_sel ทำงานสลับ high/low byte ถูกต้อง
//      - Downsampling: เก็บเฉพาะ pixel คู่ และ line คู่ (ลด 640x480 -> 320x240)
//      - reset เมื่อ vsync = 1
//      - addr_out เพิ่มขึ้นถูกต้อง, write_en pulse ถูกต้อง
//=====
module tb_camera_capture_640x320;

    // ----- Inputs -----
    reg pclk = 0;
    reg vsync = 0;
    reg href = 0;
    reg [7:0] d_in = 0;

    // ----- Outputs -----
    wire [16:0] addr_out;
    wire [11:0] data_out;
    wire write_en;

    // ----- DUT -----
    camera_capture_640x320 dut (
        .pclk    (pclk),
        .vsync   (vsync),
        .href    (href),
        .d_in    (d_in),
        .addr_out(addr_out),
        .data_out(data_out),
        .write_en(write_en)
    );

    // ----- PCLK 24 MHz (period ≈ 41.67 ns) -----
    always #20 pclk = ~pclk; // ~25MHz, ไกล่เคียง pclk จริงของกล้อง

    // ----- Counters for verification -----
    integer write_count = 0;
```

```

integer error_count = 0;

always @(posedge pclk) begin
    if (write_en) write_count = write_count + 1;
end

// ----- Helper task: ส่ง 1 byte เข้ามาทาง d_in -----
// ตั้งค่า d_in ก่อน posedge pclk เพื่อให้ DUT sample ได้ครบ 1 รอบ
task send_byte(input [7:0] b);
    begin
        @(negedge pclk);
        d_in = b;
        @(posedge pclk);
        #1; // ให้ DUT update เสร็จก่อน
    end
endtask

// ----- Helper task: ส่ง 1 บรรทัด (640 pixel = 1280 bytes) -----
// OV7670 RGB565 mode: 1 pixel = 2 bytes (high byte ก่อน แล้ว low byte)
// ตั้ง href=1 ก่อนรอบแรกที่จะส่ง byte
task send_one_line;
    integer i;
    begin
        // เริ่มต้นบรรทัด: yank href ขึ้นที่ negedge เพื่อ stable ก่อน posedge
        @(negedge pclk);
        href = 1;
        d_in = 8'hAA;
        @(posedge pclk);
        #1;

        // ส่ง 1280 bytes = 640 pixel (ตัวแรกส่งไปแล้วใน cycle ข้างบน คือ 0xAA = b1 ของ pixel 0)
        // ที่นี้ส่งต่ออีก 1279 bytes
        for (i = 0; i < 1279; i = i + 1) begin
            @(negedge pclk);
            d_in = (i % 2 == 0) ? 8'h55 : 8'hAA; // สลับ low/high
            @(posedge pclk);
            #1;
        end

        // จบบรรทัด: ตั้ง href ลงที่ negedge
    end
endtask

```



```

    @(negedge pclk);
    href = 0;
    // รอ horizontal blanking สักหน่อย
    repeat (10) @(posedge pclk);
end
endtask

// ----- Test Sequence -----
initial begin
    $display("=====");
    $display(" Testbench: OV7670 Camera Capture (640x480 -> 320x240)");
    $display("=====");
    $dumpfile("tb_capture.vcd");
    $dumpvars(0, tb_camera_capture_640x320);

    // Initial state
    vsync = 1; href = 0; d_in = 0;
    repeat (20) @(posedge pclk);

    // Pulse VSYNC เพื่อ reset capture
    $display("[%0t ns] Asserting VSYNC (frame start)", $time);
    vsync = 1;
    repeat (10) @(posedge pclk);
    vsync = 0;
    repeat (10) @(posedge pclk);

    if (addr_out !== 17'd0) begin
        $display("ERROR: addr_out should be 0 after VSYNC, got %0d", addr_out);
        error_count = error_count + 1;
    end else begin
        $display("[%0t ns] OK: addr_out reset to 0", $time);
    end

    // ----- ส่ง 4 บรรทัดแรกของ frame -----
    // Line 0 (line_cnt[0]==0): ควรเก็บทุก pixel คู่ -> 320 writes
    // Line 1 (line_cnt[0]==1): ควรไม่เก็บอะไร (skip บรรทัดคู่) -> 0 writes
    // Line 2 (line_cnt[0]==0): เก็บอีก 320 writes
    // Line 3: skip
    $display("[%0t ns] Sending 4 lines of pixel data...", $time);
    send_one_line;

```

```

$display("[%0t ns] After line 0: write_count=%0d (expected 320)", $time, write_count);

send_one_line;
$display("[%0t ns] After line 1: write_count=%0d (expected 320, skip odd line)", $time, write_count);

send_one_line;
$display("[%0t ns] After line 2: write_count=%0d (expected 640)", $time, write_count);

send_one_line;
$display("[%0t ns] After line 3: write_count=%0d (expected 640, skip odd line)", $time, write_count);

// ตรวจสอบผล
if (write_count !== 640) begin
    $display("ERROR: Expected 640 writes after 4 lines, got %0d", write_count);
    error_count = error_count + 1;
end

// ตรวจสอบ data_out ของ pixel ล่าสุด: b1=0xAA, d_in=0x55
// data_out = {b1[7:4], b1[2:0], d_in[7], d_in[4:1]}
//      = {4'hA, 3'b010, 1'b0, 4'b1010}
//      = 12'b1010_010_0_1010 = 12'hA4A
$display("[%0t ns] Last data_out=%h (expected A4A)", $time, data_out);
if (data_out !== 12'hA4A) begin
    $display("ERROR: data_out mismatch");
    error_count = error_count + 1;
end

// ----- Test VSYNC reset กลางคัน -----
$display("[%0t ns] Triggering mid-frame VSYNC...", $time);
vsync = 1;
repeat (5) @(posedge pclk);
vsync = 0;
repeat (5) @(posedge pclk);

if (addr_out !== 17'd0) begin
    $display("ERROR: addr_out should reset to 0 on VSYNC, got %0d", addr_out);
    error_count = error_count + 1;
end

$display("-----");

```


```

$display("Total writes captured : %0d", write_count);
$display("Total errors      : %0d", error_count);
if (error_count == 0)
    $display("RESULT: PASS  ✓");
else
    $display("RESULT: FAIL  ✗");
$display("=====");
$finish;
end

endmodule

```

Testbench Description : This testbench verifies the camera capture module, which assembles two 8-bit bytes into one 12-bit RGB444 pixel and downsamples $640 \times 480 \rightarrow 320 \times 240$. Four lines of fake camera data are sent with alternating bytes (0xAA / 0x55). It checks three behaviors: (1) addr_out must reset to 0 on VSYNC; (2) downsampling must skip odd lines, producing exactly 640 writes after 4 lines; (3) the packed output must equal 12'hA4A for the given byte pattern, matching $\{b1[7:4], b1[2:0], d_in[7], d_in[4:1]\}$. The waveform shows addr_out incrementing correctly, data_out holding 0xa4a, and write_en pulsing only on valid even pixels.



Testbench : Tb_sccb_config.v

Testbench code :

```

`timescale 1ns / 1ps

//=====
// Testbench: tb_sccb_config
// Purpose : ตรวจสอบ SCCB Configuration FSM ของ OV7670
//          - clock divider สร้าง i2c_clk ~390 kHz จาก 25 MHz
//          - START condition: SIOD ลง 0 ขณะ SIOC = 1

```

```

// - STOP condition : SIOD ขึ้น 1 ขณะ SIOC = 1
// - reg_idx เลื่อนผ่านครบ 8 registers
//
//หมายเหตุ : SCCB ใช้เวลานานในการ simulate (i2c_clk ~390kHz, 8 regs * ~28 bits)
//      เลย default รัน ~50 ms เพื่อให้เห็น 1-2 commands เต็มๆ
//=====
module tb_sccb_config;

    // ----- Inputs -----
    reg clk = 0;

    // ----- Outputs / Bidir -----
    wire sioc;
    wire siod;

    // จำลอง pull-up ของ I2C/SCCB bus
    pullup(siod);

    // ----- DUT -----
    sccb_config dut (
        .clk (clk),
        .sioc(sioc),
        .siod(siod)
    );

    // ----- 25 MHz clock (period = 40 ns) -----
    always #20 clk = ~clk;

    // ----- Counters / Trackers -----
    integer start_count = 0;
    integer stop_count = 0;
    integer reg_idx_seen = -1;
    reg sioc_prev = 1;
    reg siod_prev = 1;

    // ตรวจสอบ START (SIOD falling edge ขณะ SIOC = 1)
    // ตรวจสอบ STOP (SIOD rising edge ขณะ SIOC = 1)
    always @(posedge clk) begin
        // detect SIOD edges while SIOC=1
        if (sioc == 1'b1) begin

```

```

if (siod_prev == 1'b1 && siod === 1'b0) begin
    start_count = start_count + 1;
    $display("[%0t ns] >>> START detected (#%0d)", $time, start_count);
end
if (siod_prev == 1'b0 && siod === 1'b1) begin
    stop_count = stop_count + 1;
    $display("[%0t ns] >>> STOP detected (#%0d)", $time, stop_count);
end
end
siod_prev <= siod;
siod_prev <= siod;

// ติดตาม register index ที่กำลังส่ง
if (dut.reg_idx !== reg_idx_seen) begin
    reg_idx_seen = dut.reg_idx;
    if (reg_idx_seen < 8)
        $display("[%0t ns] Now sending reg_idx=%0d, data=%h",
            $time, reg_idx_seen, dut.reg_data);
end
end

// ----- Test Sequence -----
initial begin
    $display("=====");
    $display(" Testbench: SCCB Configuration FSM");
    $display("=====");
    $dumpfile("tb_sccb.vcd");
    $dumpvars(0, tb_sccb_config);

    // รันนานพอให้ส่ง 2-3 commands (1 command ใช้เวลา ~75 us)
    // 1 i2c_clk = ~2.56 us, 1 SCCB transaction ใช้ ~30 i2c cycles = ~77 us
    // 2 commands = ~154 us, รอเพื่อเป็น 500 us
    #500_000;

    $display("-----");
    $display("Total START conditions : %0d", start_count);
    $display("Total STOP conditions : %0d", stop_count);
    $display("Last reg_idx seen : %0d", reg_idx_seen);
    $display("-----");

```

```


if (start_count >= 1 && stop_count >= 1 && reg_idx_seen >= 1)
    $display("RESULT: PASS ✓ (FSM is generating SCCB transactions)");
else
    $display("RESULT: FAIL ✗ (FSM did not produce expected START/STOP)");

    $display("=====");
    $finish;
end

endmodule

```

Testbench Description : This testbench verifies the SCCB configuration FSM that initializes the OV7670 registers. Since each transaction takes $\sim 75 \mu\text{s}$, the simulation runs for 500 μs to capture multiple writes. A pullup(siod) models the open-drain bus. Edge-detection monitors automatically identify **START** (SIOD 1 $\rightarrow$ 0 while SIOC=1), **STOP** (SIOD 0 $\rightarrow$ 1 while SIOC=1), and register progression via reg_idx. The pass criterion requires ≥ 1 START, ≥ 1 STOP, and reg_idx ≥ 1 . The waveform shows all three counters reaching 1 — confirming the 4-phase FSM correctly generates valid SCCB transactions.



Testbench : Tb_frame_buffer_640x320.v

Testbench code :

```

`timescale 1ns / 1ps
//=====
// Testbench: tb_frame_buffer_640x320
// Purpose : ตรวจสอบ Frame Buffer (BRAM)
//   - เขียนได้ที่ทุก address (0 ถึง 76799)
//   - อ่านกลับมาได้ค่าเดิม (1-cycle read latency)
//   - dual-port: write กับ read ใช้ clock ต่างกันได้
//   - we = 0 ต้องไม่เขียน
//=====

```

```

module tb_frame_buffer_640x320;

    // ----- Inputs -----
    reg clk_w = 0, clk_r = 0;
    reg we = 0;
    reg [16:0] addr_w = 0, addr_r = 0;
    reg [11:0] din = 0;

    // ----- Outputs -----
    wire [11:0] dout;

    // ----- DUT -----
    frame_buffer_640x320 dut (
        .clk_w (clk_w),
        .we    (we),
        .addr_w(addr_w),
        .din   (din),
        .clk_r (clk_r),
        .addr_r(addr_r),
        .dout  (dout)
    );

    // ----- Clocks -----
    // clk_w = 24 MHz (PCLK ของกล้อง) period ≈ 41.67 ns
    // clk_r = 25 MHz (VGA pixel clock) period = 40 ns
    always #20 clk_r = ~clk_r;
    always #21 clk_w = ~clk_w;

    integer error_count = 0;

    // ----- Helper task: write 1 cell -----
    task write_cell(input [16:0] a, input [11:0] d);
        begin
            @(negedge clk_w);
            addr_w = a;
            din    = d;
            we     = 1;
            @(posedge clk_w);
            @(negedge clk_w);
            we = 0;
        end
    endtask

```

```

    end
endtask

// ----- Helper task: read & verify 1 cell -----
task read_check(input [16:0] a, input [11:0] expected);
    begin
        @(negedge clk_r);
        addr_r = a;
        @(posedge clk_r); // 1-cycle latency
        @(posedge clk_r);
        if (dout !== expected) begin
            $display("ERROR: addr=%0d expected=%h got=%h", a, expected, dout);
            error_count = error_count + 1;
        end else begin
            $display("[%0t ns] OK: addr=%0d -> dout=%h", $time, a, dout);
        end
    end
endtask

// ----- Test Sequence -----
initial begin
    $display("=====");
    $display(" Testbench: Frame Buffer 320x240 (76800 x 12-bit)");
    $display("=====");
    $dumpfile("tb_buffer.vcd");
    $dumpvars(0, tb_frame_buffer_640x320);

    we = 0;
    repeat (5) @(posedge clk_w);

    // ----- Test 1: เขียนค่าที่ขอบ (boundary addresses) -----
    $display("--- Test 1: Boundary writes ---");
    write_cell(17'd0, 12'hABC);
    write_cell(17'd1, 12'h123);
    write_cell(17'd76799, 12'hFFF); // address สุดท้าย
    write_cell(17'd38400, 12'h555); // กลาง buffer

    // ----- Test 2: อ่านกลับมาตรวจ -----
    $display("--- Test 2: Read back and verify ---");
    read_check(17'd0, 12'hABC);

```



```

read_check(17'd1, 12'h123);
read_check(17'd76799, 12'hFFF);
read_check(17'd38400, 12'h555);

// ----- Test 3: เขียนต่อเนื่องหลายๆ cell แบบ pipeline -----
$display("--- Test 3: Sequential writes (100 cells) ---");
begin : seq_write
    integer i;
    for (i = 0; i < 100; i = i + 1) begin
        write_cell(i + 100, i[11:0] ^ 12'hAA);
    end
end

$display("--- Test 4: Sequential reads ---");
begin : seq_read
    integer i;
    for (i = 0; i < 100; i = i + 1) begin
        read_check(i + 100, i[11:0] ^ 12'hAA);
    end
end


// ----- Test 5: WE=0 ต้องไม่เขียน -----
$display("--- Test 5: WE=0 should NOT overwrite ---");
@(negedge clk_w);
addr_w = 17'd0;
din    = 12'h999; // ค่าใหม่
we     = 0;       // แต่ disable write
repeat (3) @(posedge clk_w);
read_check(17'd0, 12'hABC); // ค่าเดิมต้องยังอยู่

$display("-----");
$display("Total errors : %0d", error_count);
if (error_count == 0)
    $display("RESULT: PASS ✓");
else
    $display("RESULT: FAIL ✗");
$display("=====");
$finish;
end

```

```
endmodule
```

Testbench Description : This testbench verifies the dual-port BRAM frame buffer using **two independent clocks** ($\text{clk_w} \approx 24 \text{ MHz}$, $\text{clk_r} = 25 \text{ MHz}$) to expose any clock-domain issues. Five tests are run: (1) boundary writes at addresses 0, 1, 38400, and 76799; (2) read-back verification through the 1-cycle latency; (3) sequential pipeline writes of 100 cells using an XOR pattern; (4) sequential read-back of those cells; (5) write-enable gating — when $\text{we} = 0$, the previous value must be preserved. The waveform shows dout tracking expected values one clock after each addr_r change, with error_count staying at zero.



Testbench : Tb_vga_640x320_display.v

Testbench code :

```
`timescale 1ns / 1ps
//=====
// Testbench: tb_vga_640x320_display
// Purpose : ตรวจสอบ VGA timing generator
//   - hsync/vsync ตรงตาม 640x480@60Hz มาตรฐาน
//   - h_cnt นับ 0-799, v_cnt นับ 0-524
//   - frame_addr คำนวณถูกต้อง (pixel doubling 320x240 -> 640x480)
//   - display_area กำหนดพื้นที่แสดงผลถูกต้อง
//=====
module tb_vga_640x320_display;

    // ----- Inputs -----
    reg clk_25m = 0;
    reg [11:0] pixel_in = 12'hF0F; // ส่งสิ่งที่เข้าไป

    // ----- Outputs -----
    wire hsync, vsync;
    wire [3:0] vga_r, vga_g, vga_b;
```

```

wire [16:0] frame_addr;

// ----- DUT -----
vga_640x320_display dut (
    .clk_25m   (clk_25m),
    .pixel_in  (pixel_in),
    .hsync     (hsync),
    .vsync     (vsync),
    .vga_r     (vga_r),
    .vga_g     (vga_g),
    .vga_b     (vga_b),
    .frame_addr(frame_addr)
);

// ----- Clock 25 MHz (period = 40 ns) -----
always #20 clk_25m = ~clk_25m;

// ----- Counters for verification -----
integer hsync_low_cnt = 0;
integer vsync_low_cnt = 0;
integer error_count   = 0;
integer frames_done   = 0;

// ----- Self-checking assertions -----
// เช็ค hsync ต้อง low เฉพาะตอน h_cnt อยู่ในช่วง 656-751 (96 cycles)
// เช็ค vsync ต้อง low เฉพาะตอน v_cnt อยู่ในช่วง 490-491 (2 lines)
always @(posedge clk_25m) begin
    // นับจำนวนครั้งที่ hsync = 0 ใน 1 frame เพื่อเช็คได้ว่าได้ 96 ครั้งต่อบรรทัด
    if (hsync == 1'b0) hsync_low_cnt = hsync_low_cnt + 1;
    if (vsync == 1'b0) vsync_low_cnt = vsync_low_cnt + 1;

    // ตรวจสอบช่วง active video: vga_r ต้อง = pixel_in[11:8]
    if (dut.h_cnt < 640 && dut.v_cnt < 480) begin
        if (vga_r !== pixel_in[11:8]) begin
            $display("[%0t ns] ERROR: vga_r=%h expected=%h at (h=%0d,v=%0d)",
                $time, vga_r, pixel_in[11:8], dut.h_cnt, dut.v_cnt);
            error_count = error_count + 1;
        end
    end else begin
        // นอกพื้นที่แสดงผล RGB ต้องเป็น 0 (blanking)
    end
end

```

```

    if (vga_r !== 4'h0 || vga_g !== 4'h0 || vga_b !== 4'h0) begin
        $display("[%0t ns] ERROR: blanking should be 0 but RGB=%h%h%h at (h=%0d,v=%0d)",
            $time, vga_r, vga_g, vga_b, dut.h_cnt, dut.v_cnt);
        error_count = error_count + 1;
    end
end
end

// ----- Test Sequence -----
initial begin
    $display("=====");
    $display(" Testbench: VGA 640x480 Sync (with 320x240 doubling)");
    $display("=====");
    $dumpfile("tb_vga.vcd");
    $dumpvars(0, tb_vga_640x320_display);

    // 2 frames test:
    // 1 frame = 800 x 525 x 40ns = 16.8 ms
    // 2 frames = 33.6 ms = 33,600,000 ns
    #33_600_000;

    $display("-----");
    $display("Total hsync_low cycles : %0d (expected ~%0d for 2 frames)",
        hsync_low_cnt, 96 * 525 * 2);
    $display("Total vsync_low cycles : %0d (expected ~%0d for 2 frames)",
        vsync_low_cnt, 2 * 800 * 2);
    $display("Total errors      : %0d", error_count);
    if (error_count == 0)
        $display("RESULT: PASS ✓");
    else
        $display("RESULT: FAIL ✗");
    $display("=====");
    $finish;
end

// ----- Monitor: print timing milestones -----
initial begin
    // Watch transitions for first frame
    @(negedge hsync); $display("[%0t ns] First HSYNC pulse begins (h=%0d)", $time, dut.h_cnt);
    @(posedge hsync); $display("[%0t ns] First HSYNC pulse ends (h=%0d)", $time, dut.h_cnt);

```


```

    @(negedge vsync); $display("[%0t ns] First VSYNC pulse begins (v=%0d)", $time, dut.v_cnt);
    @(posedge vsync); $display("[%0t ns] First VSYNC pulse ends (v=%0d)", $time, dut.v_cnt);
end

endmodule

```

Testbench Description : This testbench verifies the VGA timing generator running at a 25 MHz pixel clock, driven with a constant input (0xF0F) to simplify active-region checks. It runs for two complete frames (~33.6 ms) with continuous assertions: (1) in the active region ($h < 640$, $v < 480$), vga_r must equal pixel_in[11:8]; (2) outside the active region, all RGB outputs must be zero; (3) sync pulse counts must roughly match the 640×480 @ 60 Hz spec (HSYNC $\approx 96 \times 525 \times 2$, VSYNC $\approx 2 \times 800 \times 2$ across two frames). Timestamp monitors verify HSYNC starts at $h=656$ and VSYNC at $v=490$. The waveform shows clean periodic sync, proper blanking, and correct frame_addr progression.



Testbench : Tb_filters.v

Testbench code :

```

timescale 1ns / 1ps
//=====
// Testbench: tb_filters
// Purpose : ตรวจสอบ Logic ของ filter ทั้ง 3 แบบใน top_module โดยตรง
//   - S_NORMAL (sw=00) : ส่งสีต้นฉบับ
//   - S_GREY (sw=01) : Grayscale = (R>>2)+(R>>4)+(G>>1)+(G>>4)+(B>>3)
//   - S_INVERSION (sw=10) : R,G,B = ~raw_r, ~raw_g, ~raw_b
//   - S_CISOLATION (sw=11) : R=raw_r, G=0, B=0 (Red isolation)
//
// แนวทาง : เพราะ logic ของ filter เป็น combinational pure
//   เราเขียน reference module เลียนแบบเพื่อเทียบผลโดยตรง

```

```

//=====
module tb_filters;

    // ----- Stimulus signals -----
    reg [3:0] R, G, B;
    reg [1:0] sw;

    // ----- Reference filter (mirror ของ logic ใน top_module) -----
    // เปลี่ยนแบบสมการ Grayscale ใน top_module.v บรรทัด 88-92
    function [3:0] grayscale_ref(input [3:0] r4, input [3:0] g4, input [3:0] b4);
        reg [7:0] R_ext, G_ext, B_ext, Y;
        begin
            R_ext = {r4, 4'b0000};
            G_ext = {g4, 4'b0000};
            B_ext = {b4, 4'b0000};
            Y = (R_ext >> 2) + (R_ext >> 4)
                + (G_ext >> 1) + (G_ext >> 4)
                + (B_ext >> 3);
            grayscale_ref = Y[7:4];
        end
    endfunction

    // ----- DUT (mini): จำลอง filter logic ของ top_module -----
    // เนื่องจาก top_module ต้องการ camera/VGA signals ครบถ้วน
    // เราสกัดเฉพาะ filter logic (block always @(*)) มาเป็น DUT แยก
    reg [3:0] r_out, g_out, b_out;
    wire [7:0] R_ext = {R, 4'b0000};
    wire [7:0] G_ext = {G, 4'b0000};
    wire [7:0] B_ext = {B, 4'b0000};
    wire [7:0] Y_calc = (R_ext >> 2) + (R_ext >> 4)
                        + (G_ext >> 1) + (G_ext >> 4)
                        + (B_ext >> 3);
    wire [3:0] gray_val = Y_calc[7:4];

    always @(*) begin
        case (sw)
            2'b00: begin r_out = R;      g_out = G;      b_out = B;      end
            2'b01: begin r_out = gray_val; g_out = gray_val; b_out = gray_val; end
            2'b10: begin r_out = ~R;      g_out = ~G;      b_out = ~B;      end
            2'b11: begin r_out = R;      g_out = 4'h0;      b_out = 4'h0;      end
        endcase
    end
endmodule

```

```

        default: begin r_out = R; g_out = G; b_out = B; end
    endcase
end

integer error_count = 0;

// ----- Helper task -----
task check(input [255:0] label,
           input [3:0] exp_r, input [3:0] exp_g, input [3:0] exp_b);
    begin
        #1; // 1ns combinational settle
        if (r_out !== exp_r || g_out !== exp_g || b_out !== exp_b) begin
            $display("[%0t] FAIL %0s: in=(R=%0h,G=%0h,B=%0h) sw=%0b -> out=(%0h,%0h,%0h)",
expected=(%0h,%0h,%0h)",
                $time, label, R, G, B, sw, r_out, g_out, b_out, exp_r, exp_g, exp_b);
            error_count = error_count + 1;
        end else begin
            $display("[%0t] PASS %0s: in=(R=%0h,G=%0h,B=%0h) sw=%0b -> out=(%0h,%0h,%0h)",
                $time, label, R, G, B, sw, r_out, g_out, b_out);
        end
    end
endtask

// ----- Test Sequence -----
initial begin
    $display("=====");
    $display(" Testbench: Image Filters (Normal/Gray/Inversion/Red-only)");
    $display("=====");
    $dumpfile("tb_filters.vcd");
    $dumpvars(0, tb_filters);

    // ----- Test color: pure white (F,F,F) -----
    R = 4'hF; G = 4'hF; B = 4'hF;

    sw = 2'b00; check("NORMAL_WHITE", 4'hF, 4'hF, 4'hF);
    sw = 2'b01; check("GRAY_WHITE", grayscale_ref(4'hF,4'hF,4'hF),
        grayscale_ref(4'hF,4'hF,4'hF),
        grayscale_ref(4'hF,4'hF,4'hF));
    sw = 2'b10; check("INVERT_WHITE", 4'h0, 4'h0, 4'h0);
    sw = 2'b11; check("REDONLY_WHITE", 4'hF, 4'h0, 4'h0);

```

```

// ----- Test color: pure black (0,0,0) -----
R = 4'h0; G = 4'h0; B = 4'h0;

sw = 2'b00; check("NORMAL_BLACK", 4'h0, 4'h0, 4'h0);
sw = 2'b01; check("GRAY_BLACK", 4'h0, 4'h0, 4'h0);
sw = 2'b10; check("INVERT_BLACK", 4'hF, 4'hF, 4'hF);
sw = 2'b11; check("REDONLY_BLACK", 4'h0, 4'h0, 4'h0);

// ----- Test color: pure red (F,0,0) -----
R = 4'hF; G = 4'h0; B = 4'h0;

sw = 2'b00; check("NORMAL_RED", 4'hF, 4'h0, 4'h0);
sw = 2'b01; check("GRAY_RED", grayscale_ref(4'hF,4'h0,4'h0),
        grayscale_ref(4'hF,4'h0,4'h0),
        grayscale_ref(4'hF,4'h0,4'h0));
sw = 2'b10; check("INVERT_RED", 4'h0, 4'hF, 4'hF);
sw = 2'b11; check("REDONLY_RED", 4'hF, 4'h0, 4'h0);

// ----- Test color: pure green (0,F,0) -----
R = 4'h0; G = 4'hF; B = 4'h0;

sw = 2'b00; check("NORMAL_GREEN", 4'h0, 4'hF, 4'h0);
sw = 2'b01; check("GRAY_GREEN", grayscale_ref(4'h0,4'hF,4'h0),
        grayscale_ref(4'h0,4'hF,4'h0),
        grayscale_ref(4'h0,4'hF,4'h0));
sw = 2'b10; check("INVERT_GREEN", 4'hF, 4'h0, 4'hF);
sw = 2'b11; check("REDONLY_GREEN", 4'h0, 4'h0, 4'h0);

// ----- Test color: pure blue (0,0,F) -----
R = 4'h0; G = 4'h0; B = 4'hF;

sw = 2'b00; check("NORMAL_BLUE", 4'h0, 4'h0, 4'hF);
sw = 2'b01; check("GRAY_BLUE", grayscale_ref(4'h0,4'h0,4'hF),
        grayscale_ref(4'h0,4'h0,4'hF),
        grayscale_ref(4'h0,4'h0,4'hF));
sw = 2'b10; check("INVERT_BLUE", 4'hF, 4'hF, 4'h0);
sw = 2'b11; check("REDONLY_BLUE", 4'h0, 4'h0, 4'h0);

// ----- Test mid-gray (8,8,8) -----

```



```

R = 4'h8; G = 4'h8; B = 4'h8;
sw = 2'b01; check("GRAY_MIDGRAY", grayscale_ref(4'h8,4'h8,4'h8),
                  grayscale_ref(4'h8,4'h8,4'h8),
                  grayscale_ref(4'h8,4'h8,4'h8));


// ----- Switch transition test: state machine -----
// nandoo rapid switch
R = 4'hA; G = 4'h5; B = 4'h3;
sw = 2'b00; #5;
sw = 2'b01; #5;
sw = 2'b10; #5;
sw = 2'b11; #5;

$display("-----");
$display("Total errors : %0d", error_count);
if (error_count == 0)
    $display("RESULT: PASS ✓ (All filter outputs match reference)");
else
    $display("RESULT: FAIL ✗");
$display("=====");
$finish;
end

endmodule

```

Testbench Description : This testbench isolates the combinational filter logic from top_module into a standalone DUT, with a grayscale_ref function serving as the golden reference for the shift-and-add luminance formula. All four filter modes are tested against five canonical RGB444 colors (white, black, red, green, blue) plus mid-gray: sw = 00 (passthrough), sw = 01 (grayscale = luminance on all channels), sw = 10 (bitwise inversion), and sw = 11 (red-only). A rapid switch sequence with color (A,5,3) verifies clean state transitions. The waveform shows r_out, g_out, b_out responding correctly to every sw change, with error_count = 0 across all 21 test cases.



AI disclosure : This testbench description has been written by AI and refined it later.

Challenge Faced

1. There is a lot of documentation to read and the documentation is detailed.
2. Don't know where to start.
3. Can not vibe code in one attempt.
4. Take too much time in each iteration (Generate bitstream too long)
5. Sometimes it is hard to debug.
6. Hard to test.